Where
Where

Embedded engineer/embedded test engineer jobs in Santa Clara (1 jobs)

Company
Period
Schedule
Employment
Source
Sort by:
  • PDDN Inc
  • Santa Clara
Description: Role: DFT Engineer Location: Santa Clara, CA Interview: ... -on experience with DFT and test flow with commercial EDA tools ... DFT techniques include JTAG, ATPG, test pattern translation, yield learning, logic ...
24 days ago